Polymorphic-torus network
- 1 September 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 38 (9) , 1345-1351
- https://doi.org/10.1109/12.29479
Abstract
An interconnection network is presented for a massively parallel fine-grained single-instruction, multiple-data (SIMD) system, called the polymorphic-torus, whose design goal is to provide high communication bandwidth under a packaging constraint. This goal is achieved by the polymorphic principle, which injects switches with circuit-switching capability into every node of a base network (e.g. a two-dimensional torus). The polymorphic approach maintains wiring complexity of the base network but effectively increases the communication bandwidth due to its flexibility in reconfiguring the switches individually and dynamically to match the algorithm graph. Formal analysis on interpackage wiring (the flux) and the intrapackage wiring (the fluid) is given for the polymorphic-torus and the related torus networks. Three algorithms, namely, the Boolean, the max/min, and the sum operations, are developed to illustrate the use of the polymorphic principle in enhancing the communication bandwidth with no penalty of the interpackage wiring complexity.<>Keywords
This publication has 8 references indexed in Scilit:
- Connection autonomy in SIMD computers: A VLSI implementationJournal of Parallel and Distributed Computing, 1989
- Polymorphic-torus networkIEEE Transactions on Computers, 1989
- Mesh-connected array processors with bypass capability for signal/image processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Array processor with multiple broadcastingACM SIGARCH Computer Architecture News, 1985
- Mesh-Connected Computers with BroadcastingIEEE Transactions on Computers, 1983
- Introduction to the configurable, highly parallel computerComputer, 1982
- Finding Connected Components and Connected Ones on a Mesh-Connected Parallel ComputerSIAM Journal on Computing, 1980
- Design of a Massively Parallel ProcessorIEEE Transactions on Computers, 1980