Executing Compressed Programs On An Embedded RISC Architecture
Top Cited Papers
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Performance evaluation of a decoded instruction cache for variable instruction-length computersPublished by Association for Computing Machinery (ACM) ,1992
- Combining the concepts of compression and caching for a two-level filesystemPublished by Association for Computing Machinery (ACM) ,1991
- A VLIW architecture for a trace scheduling compilerACM SIGARCH Computer Architecture News, 1987
- The hardware architecture of the CRISP microprocessorPublished by Association for Computing Machinery (ACM) ,1987
- A Technique for High-Performance Data CompressionComputer, 1984
- Cache MemoriesACM Computing Surveys, 1982
- A Method for the Construction of Minimum-Redundancy CodesProceedings of the IRE, 1952