Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology
- 1 July 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 33 (7) , 956-962
- https://doi.org/10.1109/4.701230
Abstract
A fully integrated 5 V-to-3.3 V supply voltage regulator for application in digital IC's has been designed in a 3.3 V 0.5 μm CMOS process. The regulator is able to deliver peak current transients of 300 mA, while the output voltage remains within a margin of 10% around the nominal value. The circuit draw's a static quiescent current of 750 μA during normal operation, and includes a power-down mode with only 10 μA current consumption. The die area is 1 mm2, and can be scaled proportional to the maximum peak current. Special precautions have been taken to allow 5 V in the 3.3 V processKeywords
This publication has 5 references indexed in Scilit:
- A voltage down converter with submicroampere standby current for low-power static RAMsIEEE Journal of Solid-State Circuits, 1992
- A new on-chip converter for submicrometer high-density DRAMsIEEE Journal of Solid-State Circuits, 1987
- A 256K SRAM with on-chip power supply conversionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Circuit techniques for a VLSI memoryIEEE Journal of Solid-State Circuits, 1983
- On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier techniqueIEEE Journal of Solid-State Circuits, 1976