Multiple instruction issue in the NonStop Cyclone processor
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Reliable design of high-speed cache and control store memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A study of branch prediction strategiesPublished by Association for Computing Machinery (ACM) ,1998
- Available instruction-level parallelism for superscalar and superpipelined machinesPublished by Association for Computing Machinery (ACM) ,1989
- A VLIW architecture for a trace scheduling compilerACM SIGARCH Computer Architecture News, 1987
- An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit ProcessorsIEEE Transactions on Computers, 1986