Architectures for multiplierless fast Fourier transform hardware implementation in VLSI
- 1 December 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Acoustics, Speech, and Signal Processing
- Vol. 35 (12) , 1750-1760
- https://doi.org/10.1109/tassp.1987.1165093
Abstract
No abstract availableThis publication has 30 references indexed in Scilit:
- Optimal design of discrete coefficient DFTs for spectral analysisIEE Proceedings G (Electronic Circuits and Systems), 1986
- Optimal design of discrete coefficient DFTs for spectral analysis: extension to multiplierless FFTsIEE Proceedings G (Electronic Circuits and Systems), 1986
- Minimum roundoff noise digital filters with some power-of-two coefficientsIEEE Transactions on Circuits and Systems, 1984
- A multiplication-free solution for linear minimum mean-square estimation and equalization using the branch-and-bound principleIEEE Transactions on Information Theory, 1980
- Optimised data windowsElectronics Letters, 1980
- A High-Speed FFT ProcessorIEEE Transactions on Communications, 1978
- On Computing the Discrete Fourier TransformMathematics of Computation, 1978
- A New Type of Digital Filter for Data TransmissionIEEE Transactions on Communications, 1975
- Fast Fourier transform hardware implementations--A surveyIEEE Transactions on Audio and Electroacoustics, 1969
- Discrete Fourier transforms, linear filters, and spectrum weightingIEEE Transactions on Audio and Electroacoustics, 1968