Abstract
This paper addresses the requirements of networks containing linear inductors, capacitors and ideal switches for synthesis of zero-order input impedance. Sufficient conditions for achieving zero-order input impedance are stated in terms of the network topology and the switching sequence. Such networks have direct practical relevance to power factor correction (PFC). Based on zero-order switching networks, a comprehensive study is presented for many existing PFC circuits as well as new circuit topologies.Department of Electronic and Information Engineerin

This publication has 9 references indexed in Scilit: