Two-Dimensional Device Simulation for Polycrystalline Silicon Thin-Film Transistor
- 1 December 1990
- journal article
- Published by IOP Publishing in Japanese Journal of Applied Physics
- Vol. 29 (12A) , L2388-2391
- https://doi.org/10.1143/jjap.29.l2388
Abstract
An accurate device simulator for polycrystalline silicon thin-film transistors is developed. In this simulator, the influences of grain boundaries (GBs) are incorporated into the mobility model, and the basic semiconductor equations are solved combining with the carrier generation/recombination model. As a result, it becomes possible to quantitatively analyze the influence of the GBs on the kink effect and the avalanche breakdown phenomenon, and the influences of the GB trap density and the grain size on the device characteristics.Keywords
This publication has 4 references indexed in Scilit:
- A semi-empirical model for the field-effect mobility of hydrogenated polycrystalline-silicon MOSFETsIEEE Transactions on Electron Devices, 1988
- Numerical simulation of polycrystalline-Silicon MOSFET'sIEEE Transactions on Electron Devices, 1986
- A mobility model for carriers in the MOS inversion layerIEEE Transactions on Electron Devices, 1983
- Conductivity behavior in polycrystalline semiconductor thin film transistorsJournal of Applied Physics, 1982