Submicron channel MOSFET's logic under punchthrough
- 1 October 1978
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 13 (5) , 572-577
- https://doi.org/10.1109/jssc.1978.1051102
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Optimum design of triode-like JFET's by two-dimensional computer simulationIEEE Transactions on Electron Devices, 1977
- High performance MOS integrated circuit using the ion implantation techniqueIEEE Journal of Solid-State Circuits, 1975
- Field-effect transistor versus analog transistor (static induction transistor)IEEE Transactions on Electron Devices, 1975
- Fundamental performance limits of MOS integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1975
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974
- Punchthrough currents in short-channel m.o.s.t. devicesElectronics Letters, 1973
- Threshold voltage from numerical solution of the two-dimensional MOS transistorIEEE Transactions on Circuit Theory, 1973
- Thermionic injection and space-charge-limited current in reach-through p+np+ structuresJournal of Applied Physics, 1972
- Modulation of space-charge-limited current flow in insulated-gate field-effect tetrodesIEEE Transactions on Electron Devices, 1969
- Pure Space-Charge-Limited Electron Current in SiliconJournal of Applied Physics, 1966