The Soft Error Problem: An Architectural Perspective
Top Cited Papers
- 1 April 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15300897,p. 243-247
- https://doi.org/10.1109/hpca.2005.37
Abstract
Radiation-induced soft errors have emerged as a key challenge in computer system design. If the industry is to continue to provide customers with the level of reliability they expect, microprocessor architects must address this challenge directly. This effort has two parts. First, architects must understand the impact of soft errors on their designs. Second, they must select judiciously from among available techniques to reduce this impact in order to meet their reliability targets with minimum overhead. To provide a foundation for these efforts, this paper gives a broad overview of the soft error problem from an architectural perspective. We start with basic definitions, followed by a description of techniques to compute the soft error rate. Then, we summarize techniques used to reduce the soft error rate. This paper also describes problems with double-bit errors. Finally, this paper outlines future directions for architecture research in soft errors.Keywords
This publication has 13 references indexed in Scilit:
- Timing Vulnerability Factors of SequentialsIEEE Transactions on Device and Materials Reliability, 2004
- Fingerprinting: bounding soft-error-detection latency and bandwidthIEEE Micro, 2004
- Techniques to Reduce the Soft Error Rate of a High-Performance MicroprocessorACM SIGARCH Computer Architecture News, 2004
- Modeling the effect of technology trends on the soft error rate of combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Detailed design and evaluation of redundant multi-threading alternativesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- DIVA: a reliable substrate for deep submicron microarchitecture designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Impact of cosmic ray neutron induced soft errors on advanced submicron CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Transient fault detection via simultaneous multithreadingACM SIGARCH Computer Architecture News, 2000
- Topology-related upset mechanisms in design hardened storage cellsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1998
- Single event upset at ground levelIEEE Transactions on Nuclear Science, 1996