Legacy SystemC co-simulation of multi-processor systems-on-chip
- 25 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10636404,p. 494-499
- https://doi.org/10.1109/iccd.2002.1106819
Abstract
We present a co-simulation environment for multiprocessor architectures, that is based on SystemC and allows a transparent integration of instruction set simulators (ISSs) within the SystemC simulation framework. The integration is based on the well-known concept of bus wrapper, that realizes the interface between the ISS and the simulator. The proposed solution uses an ISS-wrapper interface based on the standard gdb remote debugging interface, and implements two alternative schemes that differ in the amount of communication they require. The two approaches provide different degrees of tradeoff between simulation granularity and speed, and show significant speedup with respect to a micro-architectural, full SystemC simulation of the system description.Keywords
This publication has 5 references indexed in Scilit:
- Software timing analysis using HW/SW cosimulation and instruction set simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Methodology for hardware/software co-verification in C/C++Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Communication architecture tunersPublished by Association for Computing Machinery (ACM) ,2000
- Hardware-Software Co-Design of Embedded SystemsPublished by Springer Nature ,1997
- System-on-a-chip cosimulation and compilationIEEE Design & Test of Computers, 1997