Timing Analysis and Performance Improvement of MOS VLSI Designs
- 1 July 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 6 (4) , 650-665
- https://doi.org/10.1109/tcad.1987.1270311
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- Derivation of Signal Flow Direction in MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- Design of a High Performance VLSI ProcessorPublished by Springer Nature ,1983
- The Geometry EnginePublished by Association for Computing Machinery (ACM) ,1982
- High-speed compact circuits with CMOSIEEE Journal of Solid-State Circuits, 1982
- Timing Verification and the Timing Analysis ProgramPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Developments in logic network path delay analysisPublished by Association for Computing Machinery (ACM) ,1982
- MIPS: A VLSI Processor ArchitecturePublished by Springer Nature ,1981
- Pert as an Aid to Logic DesignIBM Journal of Research and Development, 1966