Modeling design constraints and biasing in simulation using BDDs
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10923152,p. 584-589
- https://doi.org/10.1109/iccad.1999.810715
Abstract
Constraining and input biasing are frequently used techniques in functional verification methodologies based on randomized simulation generation. Constraints confine the simulation to a legal input space, while input biasing, which can be considered as a probabilistic constraint, makes it easier to cover interesting "corner" cases. In this paper, we propose to use constraints and biasing to form a simulation environment instead of using an explicit testbench in hierarchical functional verification. Both constraints and input biasing can depend on the state of the design and thus are very expressive in modeling the environment. We present a novel method that unifies the handling of constraints and biasing via the use of Binary Decision Diagrams (BDDs). The distribution of input vectors under the effect of constraints and input biasing are determined by what we refer to as the constrained probabilities. A BDD representing the constraints is first built, then an algorithm is applied to bias the branching probabilities in the BDD. During simulation, this annotated BDD is used to generate input vectors whose distribution matches their predetermined constrained probabilities. The simulation generation is a one-pass process, i.e., no backtracking or retry is needed. Also, we describe a partitioning method to minimize the size of BDDs used in simulation generation. Our techniques were used in the verification of a set of commercial designs; experimental results demonstrated their effectiveness.Keywords
This publication has 9 references indexed in Scilit:
- Introduction to a computational theory and implementation of sequential hardware equivalencePublished by Springer Nature ,2005
- Symbolic model checking: 1020 States and beyondPublished by Elsevier ,2004
- Constraint solving for test case generation: a technique for high-level design verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A BDD-based algorithm for computation of exact fault detection probabilitiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AVPGEN-A test generator for architecture verificationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- Constructing Small Sample Spaces Satisfying Given ConstraintsSIAM Journal on Discrete Mathematics, 1994
- Verification of the IBM RISC System/6000 by a dynamic biased pseudo-random test program generatorIBM Systems Journal, 1991
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- Equivalence of free boolean graphs can be decided probabilistically in polynomial timeInformation Processing Letters, 1980