Analog VLSI synaptic matrices as building blocks for neural networks
- 1 December 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 9 (6) , 56-63
- https://doi.org/10.1109/40.42987
Abstract
An associative memory circuit that may let designers expand neural networks around a matrix of analog synapses is described. The architecture of the chip and its basic cell are discussed, and some SPICE simulation results are presented and compared with measures provided by the first prototype. In particular, the linearity and dynamic response of the complete chip, which includes an array of 25 synapses and two address decoders used for programming the weights, are examined.Keywords
This publication has 5 references indexed in Scilit:
- Eeproms as analog storage devices for neural netsNeural Networks, 1988
- A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturationIEEE Journal of Solid-State Circuits, 1987
- A method of statistical neurodynamicsBiological Cybernetics, 1974
- Perceptron Simulation ExperimentsProceedings of the IRE, 1960
- A logical calculus of the ideas immanent in nervous activityBulletin of Mathematical Biology, 1943