The generation of a class of multipliers: synthesizing highly parallel algorithms in VLSI
- 1 March 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 37 (3) , 329-338
- https://doi.org/10.1109/12.2170
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- ADVIS: A Software Package for the Design of Systolic ArraysIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A design methodology for synthesizing parallel algorithms and architecturesJournal of Parallel and Distributed Computing, 1986
- The Design of Optimal Systolic ArraysIEEE Transactions on Computers, 1985
- Spacetime representations of computational structuresComputing, 1984
- Automatic synthesis of systolic arrays from uniform recurrent equationsACM SIGARCH Computer Architecture News, 1984
- On the design of algorithms for VLSI systolic arraysProceedings of the IEEE, 1983
- Why systolic architectures?Computer, 1982
- The Organization of Computations for Uniform Recurrence EquationsJournal of the ACM, 1967