A comprehensive layout methodology and layout-specific circuit analyses for three-dimensional integrated circuits
- 25 June 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper, we describe a comprehensive layout methodology for bonded three-dimensional integrated circuits (3D ICs). In bonded 3D integration technology, parts of a circuit are fabricated on different wafers, and then, the wafers are bonded with a glue layer of Cu or polymer based adhesive. Using our layout methodology, designers can layout such 3D circuits with necessary information on inter-wafer via/contact and orientation of each wafer embedded in the layout. We have implemented the layout methodology in 3DMagic. Availability of 3DMagic has led to interesting research with a wide range of layout-specific circuit analyses, from performance comparison of 2D and 3D circuits to layout-specific reliability analyses in 3D circuits. Using 3DMagic, researchers have designed and simulated an 8-bit encryption processor mapped into 2D and 3D FPGA layouts. Moreover, the layout methodology is an essential element of our ongoing research for the framework of a novel reliability computer aided design tool, ERNI-3D.Keywords
This publication has 8 references indexed in Scilit:
- Interconnect performance modeling for 3D integrated circuits with multiple Si layersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Three-dimensional field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Methodology for electromigration critical threshold design rule evaluationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999
- Copper Wafer BondingElectrochemical and Solid-State Letters, 1999
- A hierarchical reliability analysis for circuit design evaluationIEEE Transactions on Electron Devices, 1998
- Rothko: A three dimensional FPGA architecture, its fabrication, and design toolsPublished by Springer Nature ,1997
- The Triptych FPGA architectureIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- The Magic VLSI Layout SystemIEEE Design & Test of Computers, 1985