Native ISS-SystemC integration for the co-simulation of multi-processor SoC
- 1 January 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1 (15301591) , 564-569
- https://doi.org/10.1109/date.2004.1268905
Abstract
In a system-level design flow, the transition from a high-level description entry implies the refinement from an untimed, unpartitioned description to a real architecture where applications are executed on a programmable device and interact with ad-hoc hardware components. Simulation of such architectures requires the capability of efficient co-simulation of a model of hardware with a model of the processor. This paper presents two co-simulation methodologies, based on SystemC as hardware modeling language and on an instruction set simulator (ISS) as a model of the processor. The first one works at the SystemC kernel level and exploits potentialities of the GNU suite, whereas the second uses features offered by the operating system running on the ISS. The two methodologies improve co-simulation performance with respect to state-of the art methods, and provide different trade-offs between the simplicity of the programming model, the modeling power, and co-simulation performance.Keywords
This publication has 8 references indexed in Scilit:
- Systemc cosimulation and emulation of multiprocessor soc designsComputer, 2003
- Hardware synthesis from C/C++ modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Communication architecture tunersPublished by Association for Computing Machinery (ACM) ,2000
- Multilanguage design of heterogeneous systemsPublished by Association for Computing Machinery (ACM) ,1999
- Reuse Methodology ManualPublished by Springer Nature ,1999
- Automatic VHDL-C Interface Generation for Distributed Cosimulation: Application to Large Design ExamplesDesign Automation for Embedded Systems, 1998
- Hardware-Software Co-Design of Embedded SystemsPublished by Springer Nature ,1997
- System-on-a-chip cosimulation and compilationIEEE Design & Test of Computers, 1997