Design and analysis of a scalable cache coherence scheme based on clocks and timestamps
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Parallel and Distributed Systems
- Vol. 3 (1) , 25-44
- https://doi.org/10.1109/71.113080
Abstract
No abstract availableThis publication has 16 references indexed in Scilit:
- A cache coherence scheme with fast selective invalidationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design and analysis of a scalable cache coherence scheme based on clocks and timestampsIEEE Transactions on Parallel and Distributed Systems, 1992
- Firefly: a multiprocessor workstationACM SIGARCH Computer Architecture News, 1987
- Line (Block) Size Choice for CPU Cache MemoriesIEEE Transactions on Computers, 1987
- Type Architectures, Shared Memory, and the Corollary of Modest PotentialAnnual Review of Computer Science, 1986
- CEDARACM SIGARCH Computer Architecture News, 1983
- Using cache memory to reduce processor-memory trafficPublished by Association for Computing Machinery (ACM) ,1983
- The NYU Ultracomputer—designing a MIMD, shared-memory parallel machine (Extended Abstract)ACM SIGARCH Computer Architecture News, 1982
- Cache system design in the tightly coupled multiprocessor systemPublished by Association for Computing Machinery (ACM) ,1976
- C.mmpPublished by Association for Computing Machinery (ACM) ,1972