Architectural And Organizational Tradeoffs In The Design Of The Multititan CPU
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 281-289
- https://doi.org/10.1109/isca.1989.714563
Abstract
This paper describes the architectural and organizational tradeoffs made during the design of the MultiTitan, and provides data supporting the decisions made. These decisions covered the entire space of processor design, from the instruction set and virtual memory architecture through the pipeline and organization of the machine. In particular, some of the tradeoffs involved the use of an on-chip instruction cache with off-chip TLB and floating-point unit, the use of direct-mapped instead of associative caches, the use of a 64-bit vs. 32-bit data bus, and the implementation of hardware pipeline interlocks.Keywords
This publication has 5 references indexed in Scilit:
- A 20 MIPS sustained 32 b CMOS microprocessor with 64 b data busPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A unified vector/scalar floating-point architecturePublished by Association for Computing Machinery (ACM) ,1989
- Architectural tradeoffs in the design of MIPS-XPublished by Association for Computing Machinery (ACM) ,1987
- Reducing the cost of branchesACM SIGARCH Computer Architecture News, 1986
- Hardware/software tradeoffs for increased performancePublished by Association for Computing Machinery (ACM) ,1982