Architectures and building blocks for CMOS VLSI analog 'neural' programmable optimizers
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 3, 1525-1528
- https://doi.org/10.1109/iscas.1992.230209
Abstract
A modular reconfigurable serial architecture is presented for the analog/digital implementation of constrained optimization algorithms with digital programmability of the problem weights. Area overhead due to programmability is reduced by using time multiplexing methodology. It allows all the weights of each multiple inputs processing unit to be digitally controlled by just using one weighted component array. The proposed architecture is very well suited for MOS VLSI realization using switched-capacitor (SC) techniques. SC schematics for the different building blocks are presented and demonstrated via empirical results.Keywords
This publication has 2 references indexed in Scilit:
- Neural networks for nonlinear programmingIEEE Transactions on Circuits and Systems, 1988
- Simple 'neural' optimization networks: An A/D converter, signal decision circuit, and a linear programming circuitIEEE Transactions on Circuits and Systems, 1986