Techniques for realization of high-speed recursive digital filters using residue number system arithmetic
- 24 March 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 11, 2623-2626
- https://doi.org/10.1109/icassp.1986.1169282
Abstract
Residue-number-arithmetic digital filters offer major cost and speed advantages over binary-arithmetic digital filters but suffer one major drawback. The filter coefficients must remain constant because efficient means of updating by fractional arithmetic in residue number systems involves time consuming overhead. To maintain high speed in the system the choices are to use RNS in the adders and multipliers with scaling done in ROM, to do RNS multiplies and addditions and scale as part of CRT conversion at the output, or to apply a new fractional NTT interpretation of multiplier output and use RNS throughout. These methods are discussed in this paper.Keywords
This publication has 3 references indexed in Scilit:
- An improved residue number system digital-to-analog converterIEEE Transactions on Circuits and Systems, 1983
- A high-speed low-cost recursive digital filter using residue number arithmeticProceedings of the IEEE, 1977
- A new hardware realization of digital filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1974