A New Approach to the Fault Location of Combinational Circuits
- 1 January 1972
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-21 (1) , 21-30
- https://doi.org/10.1109/t-c.1972.223427
Abstract
A systematic approach to the location of a single failure in a combinational logic network is presented. The method utilizes only the required tests and needs no fault table. The structure of the logic network is taken into consideration when selecting the tests to be applied. For tree networks, we start from the gate that generates a primary output and sequentially trace back through the stages of the network according to a fixed set of rules. At each stage we either locate the fault or determine the direction of the trace.Keywords
This publication has 9 references indexed in Scilit:
- Diagnosis of Single-Gate Failures in Combinational circuitsIEEE Transactions on Computers, 1969
- Logic Design Automation of Fan-In Limited NAND NetworksIEEE Transactions on Computers, 1969
- Fault Testing and Diagnosis in Combinational Digital CircuitsIEEE Transactions on Computers, 1968
- Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic CircuitsIEEE Transactions on Electronic Computers, 1967
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966
- On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic NetsIEEE Transactions on Electronic Computers, 1966
- Techniques for the diagnosis of switching circuit failuresIEEE Transactions on Communication and Electronics, 1964
- Minimization of Boolean Functions*Bell System Technical Journal, 1956
- The Problem of Simplifying Truth FunctionsThe American Mathematical Monthly, 1952