Tailor: a layout system based on trapezoidal corner stitching
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (1) , 66-90
- https://doi.org/10.1109/43.45858
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Transistor size optimization in the tailor layout systemPublished by Association for Computing Machinery (ACM) ,1989
- Multiple Storage Quad Trees: A Simpler Faster Alternative to Bisector List Quad TreesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Magic's Circuit ExtractorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Geographical Data Structures Compared: A Study of Data Structures Supporting Region QueriesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- The User Interface and Implementation of an IC Layout EditorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Corner Stitching: A Data-Structuring Technique for VLSI Layout ToolsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Magic: A VLSI Layout SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A Switchbox Router with Obstacle AvoidancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- PHLED45: An Enhanced Version of Caesar Supporting 45 ° GeometriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- An Efficient Method for Storing Ancestor Information in TreesSIAM Journal on Computing, 1979