A parallel neural network emulator based on application-specific VLSI communication chips
- 1 January 1994
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This work describes a parallel neural network emulator which combines use of application-specific VLSI communication processors and standard DSPs as programmable processing elements. Locally interconnected communication processors attached to each DSP can span up to 2D- or 3D-grids containing large number of computing nodes and thus form highly parallel multiprocessor networks capable of global pipelined packet switched routing. The use of standard DSPs as processing elements enables the emulation of different types of neurons. These include biologically inspired models with learnable synaptic weights and delays, variable neuron gain, and static and dynamic thresholding. We describe applications of the emulator that include neural robot control as well as temporal signal processing, e.g. beamforming.Keywords
This publication has 5 references indexed in Scilit:
- Biologically-inspired artificial neurons: modeling and applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A Recurrent Trajectory Storage Network with Parceling of the WorkspacePublished by Springer Nature ,1993
- Adaptive Gabor transformation for image processingIEEE Transactions on Image Processing, 1993
- A CMOS-array-computer with on-chip communication hardware developed for massively parallel applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Prevention of Deadlocks in Packet-Switched Data Transport SystemsIEEE Transactions on Communications, 1981