Predicting pipelining and caching behaviour of hard real-time programs
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A new system for the instruction level timing analysis of hard real time programs is presented. The analysis exploits the very simple structure of these programs, resulting in a considerable processing time improvement compared to general case analysis techniques. The new analysis system covers all speed up mechanisms used for modern superscalar processors at once: pipelining, data caching and instruction caching. The analysis can handle a unified cache as well as separate caches for data and instructions.Keywords
This publication has 5 references indexed in Scilit:
- A retargetable technique for predicting execution timePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the false path problem in hard real-time programsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CHaRy: the C-LAB hard real-time system to support mechatronical designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient microarchitecture modeling and path analysis for real-time softwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Integrating the timing analysis of pipelining and instruction cachingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002