Abstract
This paper presents a failure analysis technique which uses cholesteric liquid crystals and polarized light to locate areas of high power dissipation on an integrated circuit. The technique is non-destructive and can be performed in a few minutes using common failure analysis equipment. An example is given involving the analysis of a CMOS latch-up mechanism.

This publication has 0 references indexed in Scilit: