Synthesis on multiplexer-based FPGA using binary decision diagrams

This publication has 10 references indexed in Scilit:

• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Synthesis on multiplexer-based programmable devices using (ordered) binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• An improved synthesis algorithm for multiplexor-based PGAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Minimization of binary decision diagrams based on exchanges of variables
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On variable ordering of binary decision diagrams for the application of multi-level logic synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A good input ordering for circuit verification based on binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1991
• Amap
  Published by Association for Computing Machinery (ACM) ,1991
• Technology mapping for electrically programmable gate arrays
  Published by Association for Computing Machinery (ACM) ,1991
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986