G4: a fault-tolerant CMOS mainframe
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Single b-bit byte error correcting and double bit error detecting codes for high-speed memory systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The risk of data corruption in microprocessor-based systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 400 MHz S/390 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- S/390 CMOS server I/O: The continuing evolutionIBM Journal of Research and Development, 1997
- S/390 Parallel Enterprise Server Generation 3: A balanced system and cache structureIBM Journal of Research and Development, 1997
- A high-frequency custom CMOS S/390 microprocessorIBM Journal of Research and Development, 1997
- Shared-cache clusters in a system with a fully shared memoryIBM Journal of Research and Development, 1997
- S/390 cluster technology: Parallel SysplexIBM Systems Journal, 1997
- Availability in parallel systems: Automatic process restartIBM Systems Journal, 1997
- IBM's ES/9000 Model 982's fault-tolerant design for consolidationIEEE Micro, 1994