Abstract
This report summarizes progress on development of the SPARC processor which was started by ARPA in 1977. This is a joint research effort in computer architecture by Carnegie Mellon University and Control Data Corporation to develop a processor concept which anticipates future image processing needs. This processor was designed, using state-of-the-art technology and automated design techniques, as an add-on for general purpose host computers. In addition, work was also in progress at CDC to develop a multiple processor architecture which utilizes extended versions of the SPARC processor. A key feature of this new architecture is a flexible, high-bandwidth, inter-processor communication network known as the ring system. Initial requirements definitions and preliminary reference manuals for a microcode cross assembler and a register- level simulator have been written.

This publication has 0 references indexed in Scilit: