A 660 MB/s interface megacell portable circuit in 0.3 μm-0.7 μm CMOS ASIC
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A high-speed interface circuit delivering 660 MB/s data is implemented as a byte-wide I/O bus-interface cell. The interface contains low-swing input receivers, controlled-current output drivers, and clock-recovery circuits. The circuits perform well in noisy environments such as microprocessors, and withstand LdI/dt noise generated in high-inductance packages such as PQFPs. The interface is implemented as a full-custom ASIC library mega-cell, reducing area and power over gate-array approaches. An advanced CAD methodology is used to easily port the analog circuits and high-speed digital circuits in the interface cell to multiple-fabrication process technologies. The cell is used as an interface for ASIC-to-DRAM communication and for ASIC-to-ASIC communication, for point-to-point links and for bused links.Keywords
This publication has 4 references indexed in Scilit:
- A 300 MHz 64 b quad-issue CMOS RISC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAMIEEE Journal of Solid-State Circuits, 1994
- A 500-megabyte/s data-rate 4.5 M DRAMIEEE Journal of Solid-State Circuits, 1993
- A CMOS 100MHz MicroprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991