A novel gain boosting technique for design of low power narrow-band RFCMOS LNAs
- 23 December 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A novel gain boosting technique to increase the power gain of narrow-band RF low noise amplifiers is developed and verified. This technique is based on utilizing a negative resistance in the cascode configuration that is the most common configuration in designing LNAs. Using this technique, a LNA, called the negative resistance cascode LNA, was designed. The LNA operates at 7 GHz and consumes only 7.2 mW of power. It is shown that the negative resistance technique provides an additional gain of 10 dB at the cost of only 0.6 mW of extra power consumption.Keywords
This publication has 5 references indexed in Scilit:
- Fully integrated 2.2-mW CMOS front end for a 900-MHz wireless receiverIEEE Journal of Solid-State Circuits, 2002
- Low-voltage 1.9-GHz front-end receiver in 0.5-μm CMOS technologyIEEE Journal of Solid-State Circuits, 2001
- CMOS technology characterization for analog and RF designIEEE Journal of Solid-State Circuits, 1999
- A 12-mW wide dynamic range CMOS front-end for a portable GPS receiverIEEE Journal of Solid-State Circuits, 1997
- A 1.5-V, 1.5-GHz CMOS low noise amplifierIEEE Journal of Solid-State Circuits, 1997