Fault tolerance in a systolic residue arithmetic processor array
- 1 July 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 37 (7) , 886-890
- https://doi.org/10.1109/12.2239
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Reconfigurable architectures for VLSI processing arraysProceedings of the IEEE, 1986
- Wafer-Scale Integration of Systolic ArraysIEEE Transactions on Computers, 1985
- Wafer-scale integration and two-level pipelined implementations of systolic arraysJournal of Parallel and Distributed Computing, 1984
- Algorithm-Based Fault Tolerance for Matrix OperationsIEEE Transactions on Computers, 1984
- Residue Arithmetic A Tutorial with ExamplesComputer, 1984
- Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part II—Restructurable interconnects for RVLSI and WSIProceedings of the IEEE, 1984
- Why systolic architectures?Computer, 1982
- Error Correcting Properties of Redundant Residue Number SystemsIEEE Transactions on Computers, 1973
- Error Correction in Residue ArithmeticIEEE Transactions on Computers, 1972
- Self-checked computation using residue arithmeticProceedings of the IEEE, 1966