Ultra-Low Power Arrayed CMOS Silicon Photonic Transceivers for an 80 Gbps WDM Optical Link

1 January 2011

proceedings article
Published by Optica Publishing Group

p. PDPA1
https://doi.org/10.1364/ofc.2011.pdpa1

Abstract

We report an ultra-low power 80 Gbps arrayed silicon photonic transceiver for dense, large bandwidth inter/intra-chip interconnects. The hybrid CMOS transceiver consists of eight 10 Gbps WDM channels with total consumed power below 6 mW/channel.

Keywords

COMPLEMENTARY METAL OXIDE SEMICONDUCTORS
SILICON
WAVELENGTH DIVISION MULTIPLEXING

This publication has 4 references indexed in Scilit:

A sub-picojoule-per-bit CMOS photonic receiver for densely integrated systems.
Optics Express, 2009
Computer Systems Based on Silicon Photonic Interconnects
Proceedings of the IEEE, 2009
Optical proximity communication using reflective mirrors.
Optics Express, 2008
The Past, Present, and Future of Silicon Photonics
IEEE Journal of Selected Topics in Quantum Electronics, 2006