Warp as a machine for low-level vision
- 23 March 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2, 790-800
- https://doi.org/10.1109/robot.1985.1087229
Abstract
Warp is a programmable systolic array processor. One of its objectives is to support computer vision research. This paper shows how the Warp architecture can be used to fulfill the computational needs of low-level vision. We study the characteristics of low-level vision algorithms and show how they lead to requirements for computer architecture. These requirements are met by Warp. We then describe how the Warp system can be used. Warp programs can be classified in two ways: chained versus severed, and heterogeneous versus homogeneous. Chained and severed characterize the degree of interprocessor dependency, while heterogeneous and homogeneous characterize the degree of similarity between programs on individual processors. Taken in combination, these classes give four user models. Sophisticated programming tools are needed to support these user models.Keywords
This publication has 8 references indexed in Scilit:
- A systolic array computerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Local Code Generation and Compaction in Optimizing Microcode CompilersPublished by Defense Technical Information Center (DTIC) ,1982
- Bit-Serial Parallel Processing SystemsIEEE Transactions on Computers, 1982
- Why systolic architectures?Computer, 1982
- Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computingACM SIGMICRO Newsletter, 1981
- Optimization of MicroprogramsIEEE Transactions on Computers, 1981
- Some Experiments in Local Microcode Compaction for Horizontal MachinesIEEE Transactions on Computers, 1981
- Trace Scheduling: A Technique for Global Microcode CompactionIEEE Transactions on Computers, 1981