Simulation and test of faults in WSI interconnect systems
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 345-354
- https://doi.org/10.1109/wafer.1989.47565
Abstract
Different fault mechanisms in interconnect systems are considered, and their fault behavior is discussed. To diagnose these faults by a digital test, special features of test pattern choice and design modifications are proposed. In contrast with existing tests for VLSI circuits, the specific dynamic behavior of large line systems in wafer-scale integration (WSI) must be taken into account. Analog simulations for opens, shorts, and delay faults were necessary. A special simulator called LISIM was used, since existing tools have proved to be of little value for simulating lossy line systems. From these results a fault diagnosis by a digital test turns out to be problematic, since a safe diagnosis of the considered faults is not guaranteed. In some cases this problem can be avoided by applying special test patterns. Additionally, design modifications are proposed, so that all these types of faults can be detected. The modifications do not affect the signal-to-noise ratio more than usual designs, and do not lend to an additional delay Author(s) Gruetzner, M. Hannover Univ., West Germany Grabinski, H.Keywords
This publication has 5 references indexed in Scilit:
- LISIM-simulator for time domain simulation of lossy transmission line systems in a nonlinear circuit environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An algorithm for computing the signal propagation on lossy VLSI interconnect systems in the time domainIntegration, 1989
- Designing interconnection buses in VLSI and WSI for maximum yield and minimum delayIEEE Journal of Solid-State Circuits, 1988
- Minimum propagation delays in VLSIIEEE Journal of Solid-State Circuits, 1982
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978