Variable bandwidth DPLL bit synchronizer with rapid acquisition implemented as a finite state machine
- 1 January 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Communications
- Vol. 42 (9) , 2751-2759
- https://doi.org/10.1109/26.317416
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- Effects of variable solar irradiance on the reactive power compensation for large solar farmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Zero-crossing DPLL bit synchronizer with pattern jitter compensationIEEE Transactions on Communications, 1991
- Performance evaluation of zero-crossing-based bit synchronizersIEEE Transactions on Communications, 1989
- Analysis of a Digital Bit SynchronizerIEEE Transactions on Communications, 1983
- Acquisition Behavior of a First-Order Digital Phase-Locked LoopIEEE Transactions on Communications, 1978
- Discrete Time Analyses of Nonuniform Sampling First- and Second-Order Digital Phase Lock LoopsIEEE Transactions on Communications, 1974
- Quasi-Optimum Digital Phase-Locked LoopsIEEE Transactions on Communications, 1973
- Performance of a First-Order Transition Sampling Digital Phase-Locked Loop Using Random-Walk ModelsIEEE Transactions on Communications, 1972
- Phase Noise and Transient Times for a Binary Quantized Digital Phase-Locked Loop in White Gaussian NoiseIEEE Transactions on Communications, 1972
- Timing Recovery in PAM SystemsBell System Technical Journal, 1971