A scaled 1.8 V, 0.18 μm gate length CMOS technology: device design and reliability considerations

Publisher Website

19 November 2002

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/iedm.1995.499227

Abstract

No abstract available

Keywords

This publication has 0 references indexed in Scilit: