Mathematical models for the circuit layout problem
- 1 December 1976
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 23 (12) , 759-767
- https://doi.org/10.1109/tcs.1976.1084156
Abstract
In the first part of this paper the basic differences between the classical (placement, routing) and the topological approach to solving the circuit layout problem are outlined. After a brief survey of some existing mathematical models for the problem, an improved model is suggested. This model is based on the concept of partially oriented graph and contains more topological information than earlier models. This reduces the need for special constraints on the graph embedding algorithm. The models also allow pin and gate assignment in function of the layout, under certain conditions.Keywords
This publication has 16 references indexed in Scilit:
- Theory of multiplace graphsIEEE Transactions on Circuits and Systems, 1975
- Computer-aided topological design for integrated circuitsIEEE Transactions on Circuit Theory, 1973
- On the mathematical formulation of the wiring problemInternational Journal of Circuit Theory and Applications, 1973
- A Proper Model for Testing the Planarity of Electrical CircuitsBell System Technical Journal, 1973
- Die Schaltungsintegration als graphentheoretisches SyntheseproblemElectrical Engineering, 1972
- Die Lösung des Problems der topologischen SchaltungsintegrationElectrical Engineering, 1972
- Mengentheorie verallgemeinerter GraphenElectrical Engineering, 1972
- IC mask layout with a single conductor layerPublished by Association for Computing Machinery (ACM) ,1970
- GRAPH THEORYPublished by Defense Technical Information Center (DTIC) ,1969
- Boolean Algebra, Map Coloring, and InterconnectionsThe American Mathematical Monthly, 1962