CMOS static RAM chip with high-speed optical read and write
- 1 November 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Photonics Technology Letters
- Vol. 9 (11) , 1517-1519
- https://doi.org/10.1109/68.634727
Abstract
We present the first demonstration of a dense VLSI RAM technology with high-speed optical read and optical write capability. The CMOS-based Static-RAM technology is capable of parallel optical access with read/write speeds limited by the native RAM access times. We fabricated a 2/spl times/2 mm optoelectronic-VLSI test chip incorporating 800-b storage and 200 optical I/O based on the hybrid integration of GaAs-AlGaAs MQW modulators on CMOS. Results from the photonic-SRAM test-chip confirm 6.2 ns read and 8-ns write capability.Keywords
This publication has 6 references indexed in Scilit:
- Design of a parallel photonic FFT processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Smart pixel memory buffer array with parallel and serial accessPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implementing application specific memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Photonic page buffer based on GaAs multiple-quantum-well modulators bonded directly over active silicon complementary-metal-oxide-semiconductor (CMOS) circuitsApplied Optics, 1996
- 3-D integration of MQW modulators over active submicron CMOS circuits: 375 Mb/s transimpedance receiver-transmitter circuitIEEE Photonics Technology Letters, 1995
- GaAs MQW modulators integrated with silicon CMOSIEEE Photonics Technology Letters, 1995