Design of a 64-processor by 128-memory crossbar switching network
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 526-532
- https://doi.org/10.1109/iccd.1988.25755
Abstract
The authors describe the design of a 64-processor by 128-memory CMOS crossbar switching network that establishes working performance and density limits of a medium-scale ideal network. The design is based on advanced packaging technology utilizing tape-automated bonding of integrated circuit components to 3.25"-square high-density interconnect substrates. The maximum available data transfer bandwidth is 5.12 Gb/s. Minimum end-to-end latency to read a 40-bit memory word is 450 ns, while minimum write latency is 300 ns. The expected end-to-end latencies after correcting for contention (assuming uniform access probabilities) are 570 ns and 380 ns, respectively, for the case in which all memory accesses go through the network.<>Keywords
This publication has 14 references indexed in Scilit:
- High-performance, high-density connectors utilizing multiple layer metal/polymer constructionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Copper/polyimide Materials System for High Performance PackagingIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1984
- Routing Algorithms for Cellular Interconnection ArraysIEEE Transactions on Computers, 1984
- An algorithm for CMOS timing and area optimizationIEEE Journal of Solid-State Circuits, 1984
- Optimization of device area and overall delay for CMOS VLSI designsProceedings of the IEEE, 1984
- Transmission of high speed electrical signals in a Josephson packageIEEE Transactions on Magnetics, 1983
- Pin Limitations and Partitioning of VLSI Interconnection NetworksIEEE Transactions on Computers, 1982
- Performance of Processor-Memory Interconnections for MultiprocessorsIEEE Transactions on Computers, 1981
- Delay-time optimization for driving and sensing of signals on high-capacitance paths of VLSI systemsIEEE Journal of Solid-State Circuits, 1979
- An optimized output stage for MOS integrated circuitsIEEE Journal of Solid-State Circuits, 1975