A VLSI sequencer chip for ATM traffic shaper and queue manager
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1276-1281
- https://doi.org/10.1109/glocom.1992.276598
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Congestion control through input rate regulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- ATM: bandwidth assignment and bandwidth enforcement policiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Admission control of voice/data integration in an ATM networkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of leaky bucket access control schemes in ATM networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A call admission control for ATM networks based on individual multiplexed traffic characteristicsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A novel architecture for queue management in the ATM networkIEEE Journal on Selected Areas in Communications, 1991
- Virtual clock: a new traffic control algorithm for packet switching networksACM SIGCOMM Computer Communication Review, 1990
- An approach to controlling congestion in ATM networksInternational Journal of Communication Systems, 1990
- Traffic characteristics and a congestion control scheme for an ATM networkInternational Journal of Communication Systems, 1990
- The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet SwitchingIEEE Journal on Selected Areas in Communications, 1987