Using FPGAs to implement self-timed systems
- 1 August 1993
- journal article
- Published by Springer Nature in Journal of Signal Processing Systems
- Vol. 6 (2) , 173-190
- https://doi.org/10.1007/bf01607880
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Translating concurrent programs into delay-insensitive circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- VLSI programming and silicon compilation-a novel approach from Philips researchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MicropipelinesCommunications of the ACM, 1989
- An architecture for electrically configurable gate arraysIEEE Journal of Solid-State Circuits, 1989
- Q-modules: internally clocked delay-insensitive modulesIEEE Transactions on Computers, 1988
- Syntax-Directed Translation of Concurrent Programs into Self-Timed CircuitsPublished by Defense Technical Information Center (DTIC) ,1988
- Parts-R-Us.Published by Defense Technical Information Center (DTIC) ,1987
- Compiling communicating processes into delay-insensitive VLSI circuitsDistributed Computing, 1986
- A formal model for defining and classifying delay-insensitive circuits and systemsDistributed Computing, 1986
- The torus routing chipDistributed Computing, 1986