A SiGe single-chip 3.3 V receiver IC for 10 Gb/s optical communication systems
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A SiGe single-chip 3.3 V receiver IC for 10 Gb/s optical communication systems integrates a transimpedance preamplifier, a limiting amplifier with a reference voltage generator, and a clock and data recovery (CDR) circuit with a phase-locked loop (PLL). For this IC, phase-comparison automatically adjusts the clock phase to the optimum point for data regeneration in the CDR circuit. The receiver IC uses a SiGe bipolar transistor with 60 GHz cutoff frequency. It operates at 10 Gb/s with 660 mW power consumption at 3.3 V.Keywords
This publication has 5 references indexed in Scilit:
- A 10 Gb/s BiCMOS clock and data recovering 1:4-demultiplexer in a standard plastic package with external VCOPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Highly reliable and economical WDM ring with optical self-healing and 1:N wavelength protectionPublished by Institution of Engineering and Technology (IET) ,1997
- Silicon bipolar chipset for SONET/SDH 10 Gb/s fiber-optic communication linksIEEE Journal of Solid-State Circuits, 1995
- Sub-20 ps ECL circuits with high-performance super self-aligned selectively grown SiGe base (SSSB) bipolar transistorsIEEE Transactions on Electron Devices, 1995
- A self correcting clock recovery curcuitJournal of Lightwave Technology, 1985