A low-power variable resolution analog-to-digital converter
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 460-463
- https://doi.org/10.1109/asic.2001.954745
Abstract
A method to reduce the power dissipation of analog-to-digital converters (ADCs) in wireless digital communications systems is to detect the current channel condition and to dynamically vary the resolution of the ADC according to the given channel condition. In this paper, we present an ADC that can change its resolution dynamically and, consequently, its power dissipation. Our ADC is, a switched-current, redundant signed-digit (RSD) cyclic implementation that easily incorporates variable resolution. Our ADC is implemented in a 0.35 /spl mu/m CMOS-technology with a-single-ended 3.3 V power supply. This ADC implementation has a maximum power dissipation of 6.35 mW for a 12-bit resolution and dissipates an average, of 10 percent less power when the resolution-is decreased by two bits.Keywords
This publication has 3 references indexed in Scilit:
- A 12-bit 100-ns/bit 1.9-mW CMOS switched-current cyclic A/D converterIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- Switched-Currents: an analogue technique for digital technologyPublished by Institution of Engineering and Technology (IET) ,1993
- A CMOS 13-b cyclic RSD A/D converterIEEE Journal of Solid-State Circuits, 1992