A 60-Gb/s 0.7-V 10-mW monolithic transformer-coupled 2:1 multiplexer in 90 nm CMOS
- 7 March 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- A 2.5-V, 40-Gb/s decision circuit using SiGe BiCMOS logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- 50 Gbit/s 2:1 multiplexer in 0.13 µm CMOS technologyElectronics Letters, 2004
- 40-Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120-nm standard CMOSIEEE Journal of Solid-State Circuits, 2003
- Modeling of monolithic lumped planar transformers up to 20 GHzPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A monolithic transformer coupled 5-W silicon power amplifier with 59% PAE at 0.9 GHzIEEE Journal of Solid-State Circuits, 1999
- A 1.9 GHz low-voltage silicon bipolar receiver front-end for wireless personal communications systemsIEEE Journal of Solid-State Circuits, 1995