Self-timed adder with pipelined output
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents the design of a self-timed adder, with event driven logic and pipelined output. The scheme makes the individual outputs of bit-wise additions independent of the preceding bits, resulting in high throughput at the cost of initial latency and hardware overheads. Simulation results based on parameters extracted from VLSI implementation of a model 4-bit adder are used to illustrate the performance. The design was implemented with transmission gates in 2-micron CMOS technology. Expansibility to larger adders is shown to give the same performance benefits.Keywords
This publication has 4 references indexed in Scilit:
- Self-timed pipeline with adderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Locally clocked microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synchronization Design for Digital SystemsPublished by Springer Nature ,1991
- MicropipelinesCommunications of the ACM, 1989