A combined hierarchical placement algorithm
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A hierarchical placement algorithm which combines mincut partitioning and simulated annealing has been developed. The objective of mincut partitioning is to minimize the number of crossing nets while the objective of placement by simulated annealing is usually to minimize the total estimated wire-length. The combined placement algorithm can optimize both the routing density and the estimated wire-length. For efficiency, the placement is performed using multiple levels of hierarchy in the top-down direction, i.e., big groups of cells are placed at the beginning and leafcells are placed at the final level. Several standard-cell and sea-of-gates circuits are placed using the combined placement techniques and promising results are obtained when compared with those of several other placement methods.Keywords
This publication has 11 references indexed in Scilit:
- Clustering based simulated annealing for standard cell placementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- GORDIAN: a new global optimization/rectangle dissection method for cell placementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An experimental evaluation of partitioning algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Congestion-driven placement using a new multi-partitioning heuristicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A simple yet effective technique for partitioningIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- Standard cell placement using simulated sinteringPublished by Association for Computing Machinery (ACM) ,1987
- On the relative placement and the transportation problem for standard-cell layoutPublished by Association for Computing Machinery (ACM) ,1986
- A Procedure for Placement of Standard-Cell VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Optimization by Simulated AnnealingScience, 1983
- An Efficient Heuristic Procedure for Partitioning GraphsBell System Technical Journal, 1970