Design of an RSA Encryption Processor Based on Signed‐Digit Multivalued Arithmetic Circuits
- 1 January 1990
- journal article
- research article
- Published by Wiley in Systems and Computers in Japan
- Vol. 21 (6) , 21-31
- https://doi.org/10.1002/scj.4690210603
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- A 32*32-bit multiplier using multiple-valued MOS current-mode circuitsIEEE Journal of Solid-State Circuits, 1988
- Design of VLSI‐oriented radix‐4 signed‐digit arithmetic circuits using multiple‐valued logicSystems and Computers in Japan, 1987
- A method for obtaining digital signatures and public-key cryptosystemsCommunications of the ACM, 1978
- New directions in cryptographyIEEE Transactions on Information Theory, 1976
- Signed-Digit Numbe Representations for Fast Parallel ArithmeticIEEE Transactions on Electronic Computers, 1961