Circuit design of a 9ns-HIT-delay 32K byte cache macro

• 1 January 1989
• conference paper
• Published by Institute of Electrical and Electronics Engineers (IEEE)
• p. 45-46
• https://doi.org/10.1109/vlsic.1989.1037482

Abstract