A 1 V, 1 mW, 434 MHz FSK receiver fully integrated in a standard digital CMOS process
- 7 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 171-174
- https://doi.org/10.1109/cicc.2000.852642
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- Design of high-Q varactors for low-power wireless applications using a standard CMOS processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 1 V 5/sup th/-order Bessel filter dedicated to digital standard processesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topologyIEEE Journal of Solid-State Circuits, 1995
- High-performance crystal oscillator circuits: theory and applicationIEEE Journal of Solid-State Circuits, 1988