A 288-kbit fully parallel content addressable memory using stacked capacitor cell structure
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- A proposed structure of a 4 Mbit content-addressable and sorting memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A 20 kbit associative memory LSI for artificial intelligence machinesIEEE Journal of Solid-State Circuits, 1989
- A high-speed string-search engineIEEE Journal of Solid-State Circuits, 1987
- Dynamic cross-coupled bitline content addressable memory cell for high density arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Novel high density, stacked capacitor MOS RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978